Fpga programmingtrabajos

Filtro

Mis búsquedas recientes
Filtrar por:
Presupuesto
a
a
a
Tipo
Habilidades
Idiomas
    Estado del trabajo
    1,841 fpga programming trabajados encontrados, precios en USD

    ...de la arquitectura del juego de instrucciones del RISC-V. El microcontrolador debe ser descrito en SystemVerilog de modo que sea sintetizable y pueda ser implementado en una FPGA Cyclone IV de Altera. Su validación experimental se realizará en el laboratorio mediante una aplicación sencilla propuesta por cada grupo que haga uso de los recursos hardware

    $228 (Avg Bid)
    $228 Oferta Promedio
    2 ofertas

    ...de la arquitectura del juego de instrucciones del RISC-V. El microcontrolador debe ser descrito en SystemVerilog de modo que sea sintetizable y pueda ser implementado en una FPGA Cyclone IV de Altera. Su validación experimental se realizará en el laboratorio mediante una aplicación sencilla propuesta por cada grupo que haga uso de los recursos hardware

    $242 (Avg Bid)
    $242 Oferta Promedio
    4 ofertas

    Diseñar un procesador que configure el SPI con el módulo nrf24l01, y luego mandar mensajes en radio frecuencia entre dos módulos nrf24l01

    $446 (Avg Bid)
    $446 Oferta Promedio
    4 ofertas

    Diseñar un procesador que configure el SPI con el módulo nrf24l01, y luego mandar mensajes en radio frecuencia entre dos módulos nrf24l01

    $253 (Avg Bid)
    $253 Oferta Promedio
    2 ofertas

    Hi Cristhian Leonardo V.,tenras la capacidad para desarrollar un software que pueda correr los equipos bikal de minado que son tarjetas fpga o en su defecto desarrollar una tarjeta fpga que pueda correr algoritmo cryptonitgh v7

    $10 (Avg Bid)
    $10 Oferta Promedio
    1 ofertas

    Linux C o C++ Desarrollo de aplicaciones para tarjetas de desarrollo con fpga o procesadores c2000

    $472 (Avg Bid)
    $472 Oferta Promedio
    5 ofertas

    Desarrollo de Aplicación LabView en tiempo real sobre FPGA e interfaz en Host.

    $631 (Avg Bid)
    $631 Oferta Promedio
    20 ofertas
    Write some software Finalizado left

    Otra o no estoy seguro Otra o no estoy seguro Necesito establecer comunicación tre la fpga y el pc por medio el puerto serial usando protocolo uart, se enviarán datos numéricos dichos datos se ingresan a la fpga por medio de los switc que trae la fpga estos p números sean enviados a la pc y también mostrados en él lid 7 segmentos que ...

    $100 (Avg Bid)
    $100 Oferta Promedio
    2 ofertas

    necesito transmitir datos numericos entre la fpga nexys 3 y el pc, usando protocolo uart por medio del puerto serial uart, comunicacion asincrona, el proyecto requiere que se lea un numero en binario tomado desde los switchs que trae la tarjeta y muestre el valor ingresado en formato decimal en el lcd 7 segmentos, adicional a eso que esta información

    $32 / hr (Avg Bid)
    $32 / hr Oferta Promedio
    6 ofertas

    Necesito para nuestro equipo de 15 ingenieros incorporar dos nuevos ingenieros con ilusión, cierta experiencia y conocimientos en VHDL/Verilog y microprocesadores. Es trabajo a tiempo completo y con estabilidad (2 años). Ubicación: Sevilla y Albacete. Uno en cada sitio.

    $23409 - $58522
    $23409 - $58522
    0 ofertas
    Electrónica Finalizado left

    Estamos en la búsqueda de Electrónicos con experiencia, incorporación inmediata en el desarrollo de proyectos con conocimientos en: • Sistemas embebidos • FPGA´s • Telecomunicaciones • Mecatrónica • Instrumentación y control • Diseño Electrónico y manufactura • Optoelectrónica • PLC´s...

    $308 (Avg Bid)
    $308 Oferta Promedio
    3 ofertas

    Por favor vea archivo adjunto: El programa es para el dia viernes:

    $125 (Avg Bid)
    $125 Oferta Promedio
    2 ofertas

    i already have the 90% of the code just need to finish 10% and guide me on running the code my my board

    $46 (Avg Bid)
    $46 Oferta Promedio
    3 ofertas

    this is fairly a simple project let make now if you ca do it i will attach files read that the budget is also good $200 and i need it asap

    $102 (Avg Bid)
    $102 Oferta Promedio
    8 ofertas

    this is fairly a simple project let make now if you ca do it i will attach files read that the budget is also good $200 and i need it asap

    $142 (Avg Bid)
    $142 Oferta Promedio
    5 ofertas

    ...given two 256*256 synthesized & one SAR real time image. Implementation should be done in Matlab@Simulink and Xilinx@ System Generator environment. Implement above algorithm on FPGA Board & GPU. Simulation results should be demonstrated on MATLAB by comparing MATLAB result with Xilinx@ System Generator result for above specified 3 images with different

    $140 (Avg Bid)
    $140 Oferta Promedio
    1 ofertas

    VHDL implemented in altera de2 board

    $430 (Avg Bid)
    $430 Oferta Promedio
    4 ofertas

    Our group wants to implement a game using altera de2 cyclone ii board. Please see the attached file for the details of the game to be implemented.

    $17 (Avg Bid)
    $17 Oferta Promedio
    2 ofertas

    Responsibilities: 1. Engaged in ARM embedded software development (zynq7000 platform development); 2. Debugging WiFi driver and USB driver 3. Build and compile the ke... Build and compile the kernel driver environment 4. Realize the interaction between PS and PL 5. Porting algorithms to embedded platforms (including but not limited to ARM, FPGA, etc.)

    $2437 (Avg Bid)
    $2437 Oferta Promedio
    16 ofertas

    The parking system has 4 levels, level 1 for admins and disabled, level 2 for staff and disabled, level 3 for visitors and disabled, level 4 for visitors.. we two gates in each level (the gate is a pair of IR sensor) , one gate for entrance and the other for exit.. moreover we have camera and monitor near the entrance gate of level 1 , the camera detects the type of car that entering the parking a...

    $88 (Avg Bid)
    $88 Oferta Promedio
    5 ofertas

    The parking system has 4 levels, level 1 for admins and disabled, level 2 for staff and disabled, level 3 for visitors and disabled, level 4 for visitors.. we two gates in each level (the gate is a pair of IR sensor) , one gate for entrance and the other for exit.. moreover we have camera and monitor near the entrance gate of level 1 , the camera detects the type of car that entering the parking a...

    $177 (Avg Bid)
    $177 Oferta Promedio
    7 ofertas

    ...deconding and encoding. this will be run on an MyRIO unit so should either be written for this or easily ported from another DAQ system. Ideally it would utilise the RT Module and FPGA Module and operate with as little overhead as possible. The VI should be able the, in terms of the decoder, output a string or timestamp with the current real time LTC timecode

    $345 (Avg Bid)
    $345 Oferta Promedio
    5 ofertas

    How does the parking system work? The p...that i am authorized to park only at level 2 and there is only for example 7 vacant lots for staff in level 2. The system is : FPGA ;Nexys 2 spartan 3E, Camera connected to the FPGA, And the monitor connected via VGA to the FPGA, The gates(pairs of IR sensors) in a bread board as illustrated in the abstract.

    $766 (Avg Bid)
    $766 Oferta Promedio
    3 ofertas

    Need help program FPGA with Artix-7 using Verliog.

    $125 (Avg Bid)
    $125 Oferta Promedio
    5 ofertas

    VHDL, LTE,WiMAX,Bluetooth,RF,FPGA

    $20 / hr (Avg Bid)
    $20 / hr Oferta Promedio
    3 ofertas

    ARM firmware with LINUX for DE10-Nano board A. Play with the evaluation board 1. Project Owner will provide a P0496 ARM Processor base on Cyclone V SE FPGA computer board (DE10-Nano board). The board will have Ethernet port and SD card. 2. Developer needs to prepare LINUX Kernel to run on embedded computer board with Ethernet TCP/IP to connect with

    $4046 (Avg Bid)
    $4046 Oferta Promedio
    21 ofertas

    Hey, I need help with Verilog / Vivado FPGA project. I'll send you details.

    $175 (Avg Bid)
    $175 Oferta Promedio
    1 ofertas

    Implement the Zen Protocol in the FPGA and update the Mining App

    $1220 (Avg Bid)
    $1220 Oferta Promedio
    3 ofertas

    Need help program FPGA to communicate with TI7200 through SPI, and generate 300 and 100 Hz sine waves to drive two electric coils,

    $529 (Avg Bid)
    $529 Oferta Promedio
    15 ofertas
    FPGA Designing Finalizado left

    Hello, I need FPGA designing expert. I have complete details of the project. Place your bids, i will share the details with the best bidder. Thank you in advance

    $56 (Avg Bid)
    $56 Oferta Promedio
    14 ofertas

    We have an in-house trading application which we intend to move to FPGA, using metamako or solarflare fdk

    $80 / hr (Avg Bid)
    $80 / hr Oferta Promedio
    1 ofertas

    Its a small assignment. If you are an expert and have worked on it before. text me

    $129 (Avg Bid)
    $129 Oferta Promedio
    9 ofertas
    Project for TIV LAbs Finalizado left

    Hi TIV LAbs, I noticed your profile and would like to offer you my project. We can discuss any details over chat. Have you worked on the nexys 4 ddr fpga board?

    $37 (Avg Bid)
    $37 Oferta Promedio
    1 ofertas

    ...looking for someone who can design a FPGA based X13bcd miner to mine X13bcd based coins like BCD. The design should be adaptable for possible changes in the X13bcd algorithm. Use vivado or other software make bitstream for vu9p fpga card with pcie,like xilinx vcu1525. make a miner software for ubuntu or windows. FPGA should be capable of mining with

    $2299 (Avg Bid)
    $2299 Oferta Promedio
    10 ofertas

    The main aim of the project is to design and simulate a Blackjack game model using VHDL and demonstrate it using Alter Cyclone V SoC. The inputs are taken from the play...demonstrate it using Alter Cyclone V SoC. The inputs are taken from the player using the switches and push buttons while the output is displayed on the 7-segment display of the FPGA.

    $372 (Avg Bid)
    Destacado
    $372 Oferta Promedio
    3 ofertas

    1. Design platform: VIVADO 18.2 2. Chip: xcz7020CLG484-1 3. language: Verilog 4. Input is all lvds, fclk is frame clockwise, DCLK is data clock, DDR mode Data receives 16 pairs of ADC data. A pair of LVDS DATA inputs 2 channels of ADC data. FCLK is channel A data when it is high and channel B data when it is low. Output data with 32 channel bit width of 12

    $186 (Avg Bid)
    $186 Oferta Promedio
    8 ofertas

    1. Design platform: VIVADO 18.2 2. Chip: xcz7020CLG484-1 3. language: Verilog 4. Input is all lvds, fclk is frame clockwise, DCLK is data clock, DDR mode Data receives 16 pairs of ADC data. A pair of LVDS DATA inputs 2 channels of ADC data. FCLK is channel A data when it is high and channel B data when it is low. Output data with 32 channel bit width of 12

    $150 (Avg Bid)
    $150 Oferta Promedio
    6 ofertas

    Need to Build the FPGA to HPS DMA code in Arria 10 Intel-Altera FPGA

    $392 (Avg Bid)
    $392 Oferta Promedio
    2 ofertas
    fpga pattern generator Finalizado left

    fpga pattern generator connected to a pc starting from an evaluation board and an HDL from TI.

    $305 (Avg Bid)
    $305 Oferta Promedio
    8 ofertas

    Project target is to have a FPGA to communicate with two I2S codecs and to provide a SPI slave connection conveying the I2S data to and from a local MCU. Testing scripts and test timings for the Altera Quartus environment are required. For the proper testing of the project deliverables, test scripts and test timings need to be created and relevant

    $140 (Avg Bid)
    $140 Oferta Promedio
    2 ofertas

    I need to perform video compression using FPGA My final aim is to get a .bit or to .bin file so that I can burn the image to my fpga and simply voila.. Kindly visit this link in order to get an insight to the board that I will be using… [iniciar sesión para ver URL] I want video to

    $158 (Avg Bid)
    $158 Oferta Promedio
    4 ofertas

    I have my FPGA Xilinx Artix 7 XC7A50T development platform for my personal project. It has DDR3, Hi-speed ADC, Hi-speed DAC, UART, SPI(x2), IIC, and an Ethernet MAC. I need a complete design with microBlaze. I can provide a small example xpr prj but not yet finished. I need someone to configure and link the ip together and have it finally synthesis

    $188 (Avg Bid)
    $188 Oferta Promedio
    9 ofertas

    Need a vhdl expert for Vhdl Code modification. Clock divider and counter design. Code needs to be run on an fpga. Thanks

    $22 (Avg Bid)
    $22 Oferta Promedio
    12 ofertas

    I'm trying to port PYNQ over to a diligent board that is not directly supported. I'm hoping somebody has already done this that would be willing to share their SD card files with me to save me the trouble. I'm looking for PYNQ version 2.2 or 2.3. Please and thankyou.

    $143 (Avg Bid)
    $143 Oferta Promedio
    3 ofertas
    D Class Amp Finalizado left

    Design of a D class amp. Digital Input to DAC from FPGA . VHDL files for Digital Input will be provides. Amplification part of the circuit to have a Mosfet setup. DAC and Mosfets have been selected. Full circuit simulation to be done in Tina software.

    $264 (Avg Bid)
    $264 Oferta Promedio
    11 ofertas

    Hello, I have developed the full game in verilog, but I need help with a game over screen to pop up with the player loses all of his lives or a win screen with the player has beaten the game. I will provide you with all the code, mifs, rams, and I just need help to implement the win and game over screens.

    $233 (Avg Bid)
    $233 Oferta Promedio
    3 ofertas
    ProjectDone Finalizado left

    The project is over VHDL using Vivado software, and it contains five smaller parts. have a fun with FPGA and hardware language.

    $18 / hr (Avg Bid)
    $18 / hr Oferta Promedio
    12 ofertas
    abiramiamanm Finalizado left

    vlsi coding using QUARTUS II software FPGA

    $19 (Avg Bid)
    $19 Oferta Promedio
    3 ofertas

    We are looking for an implementation of a FPGA SATA-to-SATA bridge. Design should be made in VHDL and be compatible to Xilinx Aritx-7 Series. The FPGA should receive SATA as a device (SATA device controller) and forward these information after processing to one or two SATA devices as SATA host (SATA host Controller).

    $3341 (Avg Bid)
    $3341 Oferta Promedio
    11 ofertas
    Digital To Analoge Finalizado left

    ...Piazo Printhead. I am looking for a engineer with experience in sending Digital Data to a DAC setup and amplified via Mosfets. Digital Data will be implemented on a Xilinx FPGA. Trapezoidal waveform needs to be written in VHDL so that circuit and Code simulation can be done in Tina software. An explanation of the VHDL code to be supplied so that

    $101 (Avg Bid)
    $101 Oferta Promedio
    2 ofertas