Verilog vhdltrabajos

Filtro

Mis búsquedas recientes
Filtrar por:
Presupuesto
a
a
a
Tipo
Habilidades
Idiomas
    Estado del trabajo
    3,089 verilog vhdl trabajados encontrados, precios en USD

    Implemente un sistema de ecualización en tiempo real de tres bandas (bajos, medios y altos) en el FPGA de xilixn. Desarrolle los tres filtros necesarios para el ecualizador, los puede establecer en matlab o labview. Una vez definidos los coeficientes del filtro impleméntelos en el FPGA (a través de Matlab, Laview o Multisim). Se establece un bonus de 4 puntos para el grupo qu...

    $183 (Avg Bid)
    $183 Oferta Promedio
    5 ofertas
    Diseño FPGAs en VHDL Finalizado left

    Proyecto enfocado al diseño VHDL sobre FPGAS. Desarrollo de código y de bancos de pruebas, verificación del funcionamiento y resolución de algunas cuestiones. Tiene que estar terminado para el día 17 de diciembre. Se adjunta toda la descripción de lo que hay que hacer, así como unas plantillas para las soluciones y algunos bancos de pruebas.

    $32 (Avg Bid)
    $32 Oferta Promedio
    1 ofertas

    El objetivo general del presente proyecto consiste en la realización, verificación funcional y validación experimental de un microcontrolador sencillo basado en un subconjunto de la arquitectura del juego de instrucciones del RISC-V. El microcontrolador debe ser descrito en SystemVerilog de modo que sea sintetizable y pueda ser implementado en una FPGA Cyclone IV de Altera. Su...

    $168 (Avg Bid)
    $168 Oferta Promedio
    1 ofertas

    El objetivo general del presente proyecto consiste en la realización, verificación funcional y validación experimental de un microcontrolador sencillo basado en un subconjunto de la arquitectura del juego de instrucciones del RISC-V. El microcontrolador debe ser descrito en SystemVerilog de modo que sea sintetizable y pueda ser implementado en una FPGA Cyclone IV de Altera. Su...

    $223 (Avg Bid)
    $223 Oferta Promedio
    3 ofertas

    Necesito hacer un programa en VHDL de un reloj (formato 24hs), con cronometro y con alarma. Cuando cambio a cada uno. no se debe perder la cuenta de la hora, cronometro o la alarma seteada. El reloj, la alarma y el cronometro se debe poder cargar/modificar manualmente. Detención y reinicio del cronometro. Cuando la hora del alarma coincida con el clock, prender los (o algún) led. Se ...

    $180 (Avg Bid)
    $180 Oferta Promedio
    1 ofertas

    necesito transmitir datos numericos entre la fpga nexys 3 y el pc, usando protocolo uart por medio del puerto serial uart, comunicacion asincrona, el proyecto requiere que se lea un numero en binario tomado desde los switchs que trae la tarjeta y muestre el valor ingresado en formato decimal en el lcd 7 segmentos, adicional a eso que esta información sea transmitida via puerto uart al comp...

    $32 / hr (Avg Bid)
    $32 / hr Oferta Promedio
    6 ofertas

    Necesito para nuestro equipo de 15 ingenieros incorporar dos nuevos ingenieros con ilusión, cierta experiencia y conocimientos en VHDL/Verilog y microprocesadores. Es trabajo a tiempo completo y con estabilidad (2 años). Ubicación: Sevilla y Albacete. Uno en cada sitio.

    $22448 - $56121
    $22448 - $56121
    0 ofertas
    Desarrollar software Finalizado left

    Modificaciones y rutinas extras para- gestión de dispositivos procesado de imágenes video / foto reducción de tiempo de procesado Ubicación Tres Cantos, Madrid Conocimientos de FPGAs / VHDL un plus trabajo a realizar en Abril 2017

    $17 / hr (Avg Bid)
    $17 / hr Oferta Promedio
    14 ofertas

    Controlar la velocidad de un motor mediante PID usando encoder, en lenguaje VHDL para la tarjeta Basys 2 Spartan 3.

    $473 (Avg Bid)
    $473 Oferta Promedio
    2 ofertas
    Programar VHDL Basys 2 Finalizado left

    Ascensor 4 pisos, mediante una targeta basys 2 en una spartan 3e

    $145 (Avg Bid)
    $145 Oferta Promedio
    5 ofertas

    necesito realizar proyectos en la tarjeta Nexys 2 vhdl del fabricante que tiene el procesador spartan 3E de xilinx practicamente lo que busco es un manual tecnico de como descargar los softwares necesarios para el trabajo, describir paso a paso de como realizar un programa utilizando el puerto vga de la tarjeta , en concreto un programa completo basado VHDL que me permita con este programa piloto ...

    $168 (Avg Bid)
    $168 Oferta Promedio
    1 ofertas

    Realiza un circuito básico de PWM donde el tiempo en alto pueda modificarse en pasos de 10%. Simula el circuito y comprueba su funcionamiento. Deben verse varias consignas, compronado que la anchura de la salida es la correcta. Para este apartado puedes realizar una compilación funcional. ? Cambiando el tipo de compilación a no-funcional, compila el diseño eligiendo el ...

    $280 (Avg Bid)
    $280 Oferta Promedio
    1 ofertas

    Particular busca urgente programador para tarea REMUNERADA en vhdl (facililla). Se trata de una práctica de 3º de telecomunicaciones para entregar en 10 días. Texto tarea: Realiza un circuito básico de PWM donde el tiempo en alto pueda modificarse en pasos de 10%. Simula el circuito y comprueba su funcionamiento. Deben verse varias consignas, compronado que la anchura...

    $32 (Avg Bid)
    $32 Oferta Promedio
    5 ofertas

    Soy de colombia Programar un juego llamado simon dice En VHDL y en el programa llamado Xilinx Simón dice Colores  El juego Simón dice colores es un juego de memoria donde el jugador deberá seguir la secuencia de colores que “Simón”  aleatoriamente va generando.  cada uno asociado con un color (verde, amarillo, azul y  rojo). Cada aciert...

    $280 (Avg Bid)
    $280 Oferta Promedio
    1 ofertas

    I've designed some verilog code, though it isn't working as expected- seemingly as I don't have enough experience with the terminology of the language. The code monitors a +12V/-12V Squarewave line. An external system drops the +12V portion of the Squarewave to 9V, then 6V, and then 3V- so that the line oscillates between 12/-12, then 9/-12, then 6/-12, then 3/-12 (all in volts). W...

    $13 (Avg Bid)
    $13 Oferta Promedio
    6 ofertas

    We are looking for a talented and driven hands on Electrical Engineer who will be part of creating an incredible cutting edge technology system. And will focus on the design, construction, and troubleshooting of compact and reliable embedded electrical systems . This includes electrical sub-system design, integration, PCB layout, and frequent hands-on work in lab building and debugging electrical ...

    $35 / hr (Avg Bid)
    $35 / hr Oferta Promedio
    27 ofertas

    I am using Altera DE2-115 FPGA board to configure it using Quartus software 17 lite edition. We have to use QSYS to assign addresses and link the processor, then assign inputs and outputs in VHDL and pin planner in Quartus, and then use NIOS II processor for Eclipse to write a program in C and run the board. I am seeking some help in building this mini thing. I am attaching a pdf file for the tas...

    $22 / hr (Avg Bid)
    $22 / hr Oferta Promedio
    14 ofertas

    I need a verilog code that create a 16 bit "Calculator" that uses the slide switches as binary input, and uses the push-button cross as action triggers. The accumulator value should be displayed on the seven segment display in hexadecimal. the center button should be clear, and the four buttons should be ADD, SUBTRACT, AND and XOR.

    $27 (Avg Bid)
    $27 Oferta Promedio
    5 ofertas

    Implementation of Fractional-order function (S^e) on FPGA using VHDL. I don't want imaginary freelancer, please, please.

    $95 (Avg Bid)
    $95 Oferta Promedio
    3 ofertas

    Implementation of Fractional order Integer/ Derivative Using GL algorithm based VHDL on FPGA. simple code which i need.

    $94 (Avg Bid)
    $94 Oferta Promedio
    11 ofertas

    I require a working code in verilog/VHDL/C for an FIR Filter to be implemented on an Altera FPGA

    $113 (Avg Bid)
    $113 Oferta Promedio
    12 ofertas

    ----------------------------------------------------------------------------------------------------------------------------------------- The requirements : fix neural network *To build everything in Verilog, *The accuracy test by using the MNIST database and the training function *To find out the best accuracy it can be and the time take in training. *All of this should be printed in the ...

    $46 (Avg Bid)
    $46 Oferta Promedio
    4 ofertas

    I am currently using Altera DE2-115 FPGA board to configure it using Quartus 17 lite edition software and write the code in VHDL. We have to use QSYS, and NIOS II for Eclipse to write a program in C and to run the board. I am seeking some help in building this mini thing.

    $27 (Avg Bid)
    $27 Oferta Promedio
    2 ofertas
    FPGA DESIGN ENGINEER Finalizado left

    We are seeking 1 FPGA Design Engineer for our new product development. FPGA Design Engineer Responsibilities: • Completing implementation in RTL • Ensuring robust and complete timing constraints • Optimizing FPGA code to balance performance, area, power, complexity and timing • Determining and executing development, integration, bring-up and test plans. • Working closely ...

    $37 / hr (Avg Bid)
    $37 / hr Oferta Promedio
    25 ofertas
    GL algorithm Expert Finalizado left

    hello, I am looking for expert who build GL algorithm using VHDL. If you can do it, we will discuss in details.

    $37 (Avg Bid)
    $37 Oferta Promedio
    7 ofertas

    Implementation of Fractional-order function (S^e) on FPGA using VHDL. I don't want imaginary freelancer, please, please.

    $50 (Avg Bid)
    $50 Oferta Promedio
    5 ofertas
    Eye pupil tracking Finalizado left

    I would like to do project in human eye pupil tracking system for video sequence using Verilog in Xilinx spartan 6 FPGA. Here with attached my equirements Requirements: 1. Find the pupil center coordinates and radius for various eye's. 2. Coordinates should be constant intervals while tracking. 3. Only video sequence to be used.... Not for image. Kindly send me possibility of above …...

    $69 (Avg Bid)
    $69 Oferta Promedio
    2 ofertas

    i need a 8-bit comparator characterizing overdrive, to be implemented on FPGA, using Verilog also I need the constrains file

    $22 (Avg Bid)
    $22 Oferta Promedio
    9 ofertas
    FPGA/VHDL/Verilog Finalizado left

    Looking for implementation of a Ethernet Tester, generating and analyzing Ethernet traffic at 1G and 10G. More details on PM. J

    $12 / hr (Avg Bid)
    $12 / hr Oferta Promedio
    25 ofertas

    BCD adder vhdl code which detects an overflow using vivado

    $8 (Avg Bid)
    $8 Oferta Promedio
    6 ofertas

    Please read carefully. You need to fix my code. I will sent to you in messages my project. Here is project description: The brightness measurement with help of PMODALS sensor ([iniciar sesión para ver URL] ) should be realized. For this purpose, the Basys 3 FPGA board should be used. Furthermore, an 8051 microcontroller IP core([iniciar sesión para ver URL]) is to be used, which take...

    $522 (Avg Bid)
    $522 Oferta Promedio
    14 ofertas
    Camera development Finalizado left

    Opal Kelly front panel, C++, Verilog, XEM6010. Must have experience with Opal Kelly front panel, since this project will be similar with the EVB100X-DEV. Same concept, but different sensor.

    $2248 (Avg Bid)
    $2248 Oferta Promedio
    19 ofertas
    GPS implementation Finalizado left

    first task will be to use the xtal oscillator board that I designed and that works, together with the FPGA to read the GPS data and then synchronise the 40 MHz Voltage Controlled Xtal oscillator to the 1 second pulse produced by the GPS. That is called a frequency loacked loop. We will talk about the details of that on Monday. I have attached the schematic for the PCB of the board you have. U3 is ...

    $336 (Avg Bid)
    $336 Oferta Promedio
    5 ofertas
    build opencl code Finalizado left

    ----------------------------------------------------------------------------------------------------------------------------------------- The requirements : Build a deep neural network using some of approximate MAC UNIT, *To build everything in Verilog, *The accuracy test by using the MNIST database and the training function *To find out the best accuracy it can be and the time take in traini...

    $319 (Avg Bid)
    $319 Oferta Promedio
    10 ofertas

    Hi Rajagopal S., I noticed your profile and would like to offer you my project. We can discuss any details over chat. The brightness measurement with help of PMODALS sensor ([iniciar sesión para ver URL] ) should be realized. For this purpose, the Basys 3 FPGA board should be used. Furthermore, an 8051 microcontroller IP core([iniciar sesión para ver URL]) is to be used, which takes...

    $220 (Avg Bid)
    $220 Oferta Promedio
    1 ofertas

    ----------------------------------------------------------------------------------------------------------------------------------------- The requirements : Build a deep neural network using some of approximate MAC UNIT, *To build everything in Verilog, *The accuracy test by using the MNIST database and the training function *To find out the best accuracy it can be and the time take in traini...

    $174 (Avg Bid)
    $174 Oferta Promedio
    12 ofertas

    Provide VHDL code and testbench simulation for ECP5 Lattice device (Diamond Studio) to read HX711 sample ([iniciar sesión para ver URL]) And store it in 32bit register

    $177 (Avg Bid)
    $177 Oferta Promedio
    6 ofertas
    Research help -- 3 Finalizado left

    Hello, this is the task: "first task will be to use the xtal oscillator board that I designed and that works, together with the FPGA to read the GPS data and then synchronise the 40 MHz Voltage Controlled Xtal oscillator to the 1 second pulse produced by the GPS. That is called a frequency loacked loop. We will talk about the details of that on Monday. I have attached the schematic for the PC...

    $316 (Avg Bid)
    $316 Oferta Promedio
    8 ofertas

    Hi. I have a Terasic De1SoC and would like to learn how to use it. I am completely knew and have seen content from a similar project and interested on these topics About VLSI Advanced Digital System Design VHDL Verilog RTL Design FPGA Design Implementing various encryption and decrypt algorithms SystemVerilog VMM Methodology OVM Methodology UVM Methodology I have C programming background

    $33 / hr (Avg Bid)
    $33 / hr Oferta Promedio
    1 ofertas

    I need vhdl code for signal processing. I need 256 point fir filter and 4096 point fft. create bid, many experience in signal processing. chatting discussing in detail

    $160 (Avg Bid)
    $160 Oferta Promedio
    14 ofertas

    I need a sample code on DE-10 code for utilizing the FPGA-HPS bridge with more emphasis on hardware acceleration. (C ,VHDL prefferd /Verilog). I am trying to explore the functionality where I can write some data from HPS to the FPGA. let the FPGA process it and HPS read back the result. I need to see some processing happening in FPGA on request from HPS . IT could be as simple as AND impleme...

    $110 (Avg Bid)
    $110 Oferta Promedio
    6 ofertas

    Scope includes the programing (vhdl) for the measurement and of AC voltage, currents, Power (active, reactive and apparent power) and Power Factor in FPGA (Spartan-6). Interfacing ADC and sensors with FPGA for current and voltage measurements. It also includes the display of measured parameter on LED display which is inbuilt on board). This is the brief requirement, interested people may contact ...

    $103 (Avg Bid)
    $103 Oferta Promedio
    6 ofertas

    More details will be shared via chat

    $17 (Avg Bid)
    $17 Oferta Promedio
    9 ofertas

    More details will be shared via chat

    $20 (Avg Bid)
    $20 Oferta Promedio
    7 ofertas

    Design and Document a VHDL Complex Mixer • Design should contain two 11-bit complex NCOs (Numerically Controlled Oscillator): • Assume clock freq of 100MHz • NCO #1: 11MHz • NCO #2: 18MHz • Design a complex multiplier component • Multiply the outputs of NCO #1 and #2 • Write the outputs of the NCOs and Complex Multiplier to a text file Theory of operation Detai...

    $69 (Avg Bid)
    $69 Oferta Promedio
    5 ofertas

    Implementation of Fractional-order function (S^e) on FPGA using VHDL. (I need to fix my code only) I don't want imaginary freelancer, please.

    $103 (Avg Bid)
    $103 Oferta Promedio
    15 ofertas

    Complete few tasks on Verilog software

    $81 (Avg Bid)
    $81 Oferta Promedio
    11 ofertas
    Code on Verilog Finalizado left

    Complete few tasks on Verilog software

    $64 (Avg Bid)
    $64 Oferta Promedio
    7 ofertas

    Have several ways to effectively reduce sidelobe the ACAR. In order to overcome the contradictions of weight-based processing techniques and ensure high resolution, I intend to use the NLFM signal. I want to do all the processing with one FPGA without using any other block like DDS. There is an expectation that a signal generator for NLFM signal with resolution of 2 ^ 32 and FIR code for correspon...

    $191 (Avg Bid)
    $191 Oferta Promedio
    9 ofertas