Verilog / VHDL Jobs

Verilog is a description language used in the field of semiconductor and electronic design. It is also used in analog and mixed-signal circuits. VHDL is a hardware description language used in electronic design automation and integrated circuits. If your business is working with Verilog / VHDL then you can use some freelancer help to ease the workload. Post your Verilog/VHDL job today to connect with such freelancers. Contratar a Verilog / VHDL Designers

Filtro

Mis búsquedas recientes
Filtrar por:
Presupuesto
a
a
a
Tipo
Habilidades
Idiomas
    Estado del trabajo
    15 trabajados encontrados, precios en USD

    Requiero que me realizen el diseño de un procesador basico que realize las operaciones aritmeticas basicas (suma,resta,division,multiplicacion) con el software de "Proteus 8.8".

    $27 (Avg Bid)
    $27 Oferta Promedio
    2 ofertas

    diseño procesador básico de 8 bits con unidad de control rígida cableada, simulación en programa proteus

    $31 (Avg Bid)
    $31 Oferta Promedio
    4 ofertas

    I want help in learning physical design

    $37 / hr (Avg Bid)
    $37 / hr Oferta Promedio
    3 ofertas

    I need you to design a basic processor that performs the basic operations (addition, subtraction, division, multiplication) with the software "Proteus 8.8".

    $26 (Avg Bid)
    $26 Oferta Promedio
    3 ofertas

    I want to implement on NetFPGA SUME board. I post my pre report below.

    $182 (Avg Bid)
    $182 Oferta Promedio
    2 ofertas
    Trophy icon FPGA DDR controller (Verilog) 19 días left

    The objective of this project is to write a Verilog 100MHz SDRAM DDR controller. The controller shall run on a Lattice LCMXO3L-4300E-6MG121I connected to a Winbond 256MBit 16-bit W9425G6KH. The challenge of this project is to have a synthesizable controller with zero timing errors at DDR 100MHz for 8-word burst writes and reads. Read the [iniciar sesión para ver URL] file in the archive ...

    $250 (Avg Bid)
    $250
    0 participaciones

    FPGA implementation of Fractional Order function using VHDL, by using descrete function and any approximation methods.

    $373 (Avg Bid)
    $373 Oferta Promedio
    9 ofertas

    VLSI design for Reed Solomon FEC for 198,194 including documentation and explanation. Verilog files and simple testbench to prove the design. ASIC

    $121 (Avg Bid)
    $121 Oferta Promedio
    9 ofertas

    Hey, I have working project in simulation that when I try to run it on board it doesn't work. I need someone with that board or that have familiar board to notice if there is problem with my code.

    $154 (Avg Bid)
    $154 Oferta Promedio
    3 ofertas

    This includes the development of vhdl code for PWM generator, PID controller, flux estimator etc. Training would be web based on Skype or webex.

    $179 (Avg Bid)
    $179 Oferta Promedio
    1 ofertas

    Implementation of PID controller based FPGA using VHDL.

    $107 (Avg Bid)
    $107 Oferta Promedio
    18 ofertas

    I have developed an OFDM waveform in MATLAB and have used the waveform developed to transmit image and text signals separately using USRP and captured the signals over-the-air with an SDR in the Lab. There are two tasks to be done. 1) To decode the captured signals with my code. 2) To modify the code to be able to automatically decode such over-the-air captured signals

    $259 (Avg Bid)
    $259 Oferta Promedio
    5 ofertas
    Need FPGA RTL engineer 22 horas left
    VERIFICADO

    Kindly share your availability and rates for a image processing module to be developed in FPGA.

    $19 / hr (Avg Bid)
    $19 / hr Oferta Promedio
    11 ofertas

    partial reconfiguration of FPGA, FPGA hardware is needed, three analog sensors needed to integrate, these sensors are programmed partially so that , it can switch the usage without disturbing the rest part from working. I need someone who have work experience in partial reconfiguration. you can message me if you have any questions.

    $115 (Avg Bid)
    $115 Oferta Promedio
    3 ofertas

    I want to implement a paper using verilog coding.. Kindly review paper before biding

    $25 (Avg Bid)
    $25 Oferta Promedio
    5 ofertas