this project is about designing a fast on-chip cache for the processor in the form of a Content-Addressable-Memory (CAM).
it have three parts:
1-CAM cell sizing.
2-Matchline/Replica Timing and Wordline Drivers.
3-Verify Using Open Circuit Design Tools.