Over 2.5 years experience of Verilog RTL Coding in Industry. Some of the projects that I have done already
- PHY Layer Design for Digital Communication in Software Designed Radios for Center for Advanced Research in Engineering, Islamabad
- Memory Controller Design for NAND Flash Disks
- A content aware image preprocessor design for FPGA and ASIC as part of my Masters Thesis