Hi,
I'm an expert on VLSI_Design with VHDL , Verilog , Spice , system Verilog. Xilinx , Cadence , Mentar Graphics and Spice
I m a Post Graduate in Engineering ,i have a 18 years of experience on research & development papers solutions with teaching
I want to discuss the project further with you. waiting for a reply from your side thanks.