Cerrado

Design of D flip flop in Cadence virtuoso 180nm Technology

I need a project to be done in Cadence.

The research topic is "The design of low-power high-speed flip-flop"

2) You should start with literature review, summarizing the variants of flip-flop in a proper form. We only cover one type FF, which is so called DFF. There are many other types FF you can find.

3) you should implement three FF to make a comparable study, e.g. two are from attached two papers, and one is from any FF listed in Table 1 in 2017 paper.

4) The design should include pre-layout, DRC, LVS andpost-layout simulation. Finally compare the characteristics of FF. The following features should be included:

a) Number of transistors.

b) Clock-to-Q time

c) Setup-time

d) hold-time

e) Total power for four transitions: 0->1, 0->0, 1->1, and 1->0.

Deadline is 7 days

Habilidades: Diseño digital, Verilog / VHDL, Very-large-scale integration (VLSI)

Ver más: design magazine flip, design mag flip, web design magazine flip page, flip flop power consumption, d flip flop layout cadence, d flip flop stick diagram, d flip flop design cmos, d flip flop cmos implementation, d flip-flop simulation in cadence, d flip flop using cmos transmission gates, double edge triggered d flip flop, circuit design, digital design, much flash developer charge design flash flip book, design flash flip magazine, flip flop java, design book flip, design swf flip book tutorial, adobe design cs3 flip book, website design picture flip

Información del empleador:
( 0 comentarios ) Thunder Bay, Canada

Nº del proyecto: #17400218

12 freelancers están ofertando el promedio de $268 para este trabajo

$700 CAD en 7 días
(100 comentarios)
6.4
jasnaikaran

Hello, I am an electronics engineer having experience in cadence design suite for more than 3 years. Relevant Skills and Experience Digital deign, analog design Proposed Milestones $111 CAD - DFF Design in CMOS 180 Más

$111 CAD en 3 días
(6 comentarios)
3.3
Ahmed1Zaky

Designing 3 flip flop circuits and compare between them in terms of power, delay and area. The designs to be done in 180 nm technology node and using Cadence Virtuoso. Relevant Skills and Experience I am a Nanoelectro Más

$250 CAD en 3 días
(4 comentarios)
2.8
thasleemreyasm

I have well experienced in doing such kind of jobs....................... Relevant Skills and Experience verilog/vhdl, cadence Proposed Milestones $333 CAD - i will do my level best

$333 CAD en 4 días
(0 comentarios)
0.0
oplalchandani

Hi I have done similar work before A sample of this work will be provided if required Please check my profile and you would notice that I have many returning customers Relevant Skills and Experience A sample of this w Más

$155 CAD en 3 días
(0 comentarios)
0.0
rubelsarkar161

Hi, I do work in electronics and VLSI field. I can accomplish your project/research in 7 days as I have already designed different types of flip-flops in TSMC 130 nm node with layout having LVS and DRC clean I ha Más

$444 CAD en 7 días
(0 comentarios)
0.0
$155 CAD en 3 días
(0 comentarios)
0.0
$222 CAD en 5 días
(0 comentarios)
0.0
EverMaster

Sir, I am an experienced electronics engineer in a leading electronics company. Relevant Skills and Experience I developed so many Embedded boards, FPGA boards, SoC boards, Microcontroller boards using ORCAD Cadence Más

$250 CAD en 3 días
(0 comentarios)
0.0
mimo200922

I just work for a project like that last month.

$133 CAD en 7 días
(0 comentarios)
0.0
Mhmdgaber

Doing a survey of related work for low-power and high speed D-FFs. (Full custom) design of 3 FFs in cadenece. A comprehensive comparison between them with regard power, timing & no. of transistors Relevant Skills and Más

$240 CAD en 6 días
(0 comentarios)
0.0
rrmlmf

Hello I've experience of working with Cadence tools for a long time as a schematic and layout engineer and your job seems interesting to me. I'm hopeful that I can complete this project as you required. Thanks Más

$222 CAD en 3 días
(0 comentarios)
0.0