Designing of 4-Bit Parallel Subtractor at Gate Level

por xaainulabideen
Tipo de archivo no soportado

In this paper a new type of Subtractor introduced and designing of this Subtractor has done on Gate Level using Xilinx IDE. Designing of Subtractor is based on Full Adder. The uniqueness of design is that we can Add and Subtract by using M bit. If we Give 1 to M bit it act as a Subtractor and if we give 0 to M bit then it acts as an Adder.

image of username xaainulabideen Flag of Estonia Tallinn, Estonia

Mi perfil

Our organization is a crew of determined individuals who are enthusiasts, architects, engineers, and analysts focused on research and development in the fields mentioned below. Embedded systems: Micro-controller programming (Arduino, PIC, Raspberry Pi, STM32, etc.), Verilog/VHDL FPGA development, RTOS Electrical & Electronics: Circuit design, circuit simulation/SPICE simulation, PCB Designing, product development, Instrumentation and measurements, RF Electronics, Signal & system, Digital Signal System, control system, power electronics, smart energy system, simulation (MATLAB and Simulink) Computer science: Machine learning, AI, Deep learning, computer vision, image processing, cryptography Our team is also capable of handling other relevant fields of Electrical, Electronics, and Computer Engineering. Please contact or send us a message to get information for your project.

$12 USD / hora

125 comentarios
6.9

Etiquetas